Visual Elite is a single solution that includes intuitive graphical design entry capabilities and can be used for design in Verilog, VHDL, C/C , SystemC, or any combination of the languages. It is a design and verification tool that can be used both by the system designers and chip designers on a project.
It simplifies and accelerates HDL-based design by supporting both graphical and text-based approaches.
Comments